May I know what is this symbol >>> is in Verilog. When should I use it?

always @(posedge Clock) begin
  if (Clear) begin
    a < = c>>>8;
    b < = d>>>16;
  end
end